

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/087,672	02/27/2002	Jered Donald Aasheim	MS1-1026US	6395	
22801	7590 09/28/2006		EXAMINER		
LEE & HAYES PLLC 421 W RIVERSIDE AVENUE SUITE 500			PATEL, HETUL B		
SPOKANE,			ART UNIT	PAPER NUMBER	
,			2186		
				DATE MAILED: 09/28/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
Office Action Summary		10/087,672	AASHEIM ET AL.			
		Examiner	Art Unit			
		Hetul Patel	2186			
	The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE <u>03</u> MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
1)🖂	Responsive to communication(s) filed on <u>31 August 2006</u> .					
2a)⊠	This action is FINAL . 2b) This action is non-final.					
3)	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Dispositi	Disposition of Claims					
4)🖂	Claim(s) <u>1,3-11,13-19,21-26,28-34 and 36-44</u> i	s/are pending in the application.				
	4a) Of the above claim(s) is/are withdrawn from consideration.					
5)	5) Claim(s) is/are allowed.					
6)🖂	6)⊠ Claim(s) <u>1,3-11,13-19,21-26,28-34 and 36-44</u> is/are rejected.					
	Claim(s) is/are objected to.					
8)	Claim(s) are subject to restriction and/or	r election requirement.				
Applicati	on Papers					
9)🛛	The specification is objected to by the Examine	r.				
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.						
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).					
11)	11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.					
Priority u	ınder 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of the certified copies not received.						
Attachmen	t(s)					
1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413)						
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 5) Notice of Informal Patent Application (PTO-152)						
	r No(s)/Mail Date <u>09/15/2006</u> .	6) Other:	•			

DETAILED ACTION

- 1. This action is responsive to communication filed on August 31, 2006. This amendment has been entered and carefully considered. Claims 1, 9, 16, 23, 33 and 41-44 are amended; and claims 2, 12, 20, 27 and 35 are cancelled. Therefore, claims 1, 3-11, 13-19, 21-26, 28-34 and 36-44 are currently pending in this application.
- 2. Applicant's arguments filed on August 31, 2006 have been considered but are moot in view of the new ground(s) of rejection.

Information Disclosure Statement

3. The information disclosure statement (IDS) submitted on 09/15/2006 is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner.

Specification

4. The specification is objected to as failing to provide proper antecedent basis for the claimed subject matter. See 37 CFR 1.75(d)(1) and MPEP § 608.01(o). Correction of the following is required: The clear support and antecedent basis is not found for the term "a tangible computer-readable media" in the specification of the current application in such a way so that the meaning of the terms in the claims may be ascertainable by reference to the description.

Claim Rejections - 35 USC § 101

35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

5. Claims 1-8 and 41-44 are rejected under 35 U.S.C. 101 because the claimed invention is directed to non-statutory subject matter.

Claim 1 directed to a computer readable media including modulated data signals as defined on page 32, lines 12-17. This subject matter does not fall within a statutory category of invention because it is neither a process, machine, manufacture, nor a composition of matter. Instead, it is directed to a form of energy. Forms of energy do not fall within a statutory category since they are clearly not a series of steps or acts to constitute a machine, not a tangible physical article or object which is some form of matter to be a product and constitute a manufacture, and not a composition of two or more substances to constitute a composition of matter.

Claims 2-8 are also rejected based on the same rational as they depend upon the rejected claim 1. Claims 41-44 are also rejected based on the same rational as the rejection of claim 1, i.e. the claimed subject matter does not fall within a statutory category of invention.

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

6. Claims 1-8 and 41-44 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Page 4

7. Claims 1-8 and 41-44 are rejected under 35 U.S.C. 112, second paragraph because a person of skill in the art would not be able to ascertain the metes and bound of the claimed invention, specifically, for the term "a tangible computer-readable media/medium" used in claims 1-8 and 41-44.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 8. Claims 1, 5-11, 15-18, 22-25, 29-33 and 37-44 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ban (USPN: 5,799,168) in view of Sinclair et al. (USPN: 6,725,321) hereinafter, Sinclair.

As per claim 1, Ban teaches that one or more computer-readable media (the combination of flash array and standardized flash controller in Fig. 1) comprising a flash memory driver (the standardized flash controller in Fig. 1; i.e. the group of interfaces/controllers, between the CPU and the flash memory) that is executable by a computer to interface between a file system and one or more flash memory media, the flash memory driver comprising: flash abstraction logic (i.e. the group of

interfaces/controllers, between the CPU and the flash memory) and invokable by the file system to manage flash memory operations without regard to the type of the one or more flash memory media (e.g. see Col. 2, lines 36-38); and flash media logic (a simple discrete logic or interface) configured to interact with different types of the flash memory media (any flash chip); wherein the flash abstraction logic invokes the flash media logic to perform memory operations (generic commands) that are potentially performed in different ways depending on the type of the flash memory media (e.g. see the abstract, Col. 2, lines 36-48; Col. 4, lines 33-39, 61-65 and claim 2). The further limitation of the flash memory driver is having flash memory medium agnostic is also taught by Ban, i.e. Ban also teaches that the flash memory driver, i.e. the whole group of interfaces/controllers, between the CPU and the flash memory (e.g. see Fig. 2). Therefore, even though a unique controller is being placed on each individual flash chip, "the group of interfaces/controller" as a whole manages flash memory operations without regard to the type of the one or more flash memory media as being claimed. Ban also teaches that the flash driver (the standardized flash controller in Fig. 1) is located remotely from the flash memory medium (i.e. the flash array in Fig. 1) (e.g. see Fig. 1).

However, Ban failed to teach that one of the flash memory operations includes performing wear-leveling operations associated with the flash memory medium by way of circular and continuous advancement of a write pointer. Sinclair, on the other hand, teaches about performing the wear-level operation in the flash memory by using the cyclic write pointer and single sector write management (e.g. see Col. 13, lines 46-55).

Art Unit: 2186

Accordingly, it would have been obvious to one of ordinary skill in the art at the time of the current invention was made to implement the teachings of Sinclair in the flash memory driver taught by Ban so the uniform wear leveling throughout the flash medium can be achieved.

As per claims 5 and 6, the combination of Ban and Sinclair teaches the claimed invention as described above and furthermore, Ban teaches the flash memory driver, wherein one of the flash memory operations includes mapping status information associated with physical sectors of the flash memory medium for use by the file system, i.e. translating commands from/to physical sectors of the flash memory medium to/from commands for used in the file system (CPU) (e.g. see Col. 5, lines 29-37).

As per claim 7, the combination of Ban and Sinclair teaches the claimed invention as described above and furthermore, Ban teaches the flash memory driver, wherein the flash medium logic (simple discrete logic) is a user programmable to read, write and erase data to and from the flash memory medium (e.g. see Col. 3, line 49 – Col. 4, line 13).

As per claim 8, the combination of Ban and Sinclair teaches the claimed invention as described above and furthermore, Sinclair teaches that the flash media logic (i.e. the controller chip 8 in Fig. 2) is configured to perform the error code correction (ECC) associated with the flash memory media (e.g. see Col. 11, lines 3-7 and Fig. 2).

As per claim 17, the combination of Ban and Sinclair teaches the claimed invention as described above and furthermore, Ban teaches that the flash abstraction

Art Unit: 2186

logic that is interface/controller, between the CPU and the flash memory, passes specific commands associated with certain types of flash memory media directly to the flash medium logic (a simple discrete logic or interface) for translation and further execution (e.g. see Col. 2, lines 36-48 and Fig. 1).

As per claims 23 and 29, the combination of Ban and Sinclair teaches a processing device that uses a flash memory medium for storage of data, comprising: a file system (the flash file system), configured to control data storage for the processing device (i.e. the CPU in Fig. 1) (e.g. see Col. 2, lines 17-23); flash media logic (a simple discrete logic or interface which comprises the command register) configured to perform physical sector operations to a flash memory medium based on physical sector commands, wherein the flash medium logic comprises a set of programmable entry points that can be implemented by a user to interface with the type of flash memory medium selected (e.g. see Col. 3, lines 15-24); and flash abstraction logic that is interface/controller, between the CPU and the flash memory, configured to maintain flash memory requirements, which are common to a plurality of different flash memory media, that are necessary to operate the flash memory medium (e.g. see Col. 2, lines 36-48 and Fig. 1).

As per claim 40, the combination of Ban and Sinclair teaches the claimed invention as described above and furthermore, Ban teaches that the method further comprises receiving read and write commands from a file system that is inherently embedded in the controller taught by Ban (e.g. see Col. 1, lines 35-39 and Col. 2, lines 40-44).

Art Unit: 2186

As per claim 41, the combination of Ban and Sinclair teaches the claimed invention as described above and furthermore, Ban teaches that one or more computer-readable media (the combination of flash array and standardized flash controller in Fig. 1) comprising computer-executable instructions (commands stored in the command register) that, when executed, perform the method as taught by Ban (e.g. see Col. 3, lines 15-24 and Fig. 1).

As per claims 15, 30 and 38, see argument with respect to the rejection of claim 8. Claims 15, 30 and 38 are rejected based on the same rationale as the rejection of claim 8.

As per claims 9, 18, 25 and 42-43, see argument with respect to the rejection of claim 1. Claims 9, 18, 25 and 42-43 are rejected based on the same rationale as the rejection of claim 1.

As per claims 11, 31 and 37, see argument with respect to the rejection of claim 6. Claims 11, 31 and 37 are rejected based on the same rationale as the rejection of claim 6.

As per claims 10, 22, 32, 39 and 44, see argument with respect to the rejection of claim 7. Claims 10, 22, 32, 39 and 44 are rejected based on the same rationale as the rejection of claim 7.

As per claim 16, see argument with respect to the rejection of claims 1 and 7.

Claim 16 is rejected based on the same rationale as the rejection of claims 1 and 7.

As per claim 24, see argument with respect to the rejection of claim 17. Claim 24 is rejected based on the same rationale as the rejection of claim 17.

As per claim 33, see argument with respect to the rejection of claims 16 and 17. Claim 33 is rejected based on the same rationale as the rejection of claims 16 and 17.

Page 9

9. Claims 3-4, 13-14, 19, 21, 26, 28, 34 and 36 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ban in view of Sinclair, further in view of Martwick (USPN: 6,493,807).

As per claims 3 and 4, the combination of Ban and Sinclair teaches the claimed invention as described above. However, both Ban and Sinclair failed to teach that one of the flash memory operations includes maintaining data integrity of the flash memory medium and handling recovery of data associated with the flash memory medium after a power-failure. Martwick, on the other hand, teaches the method for updating the flash blocks so the data integrity gets maintained and the data can be recovered upon a power failure (e.g. see Col. 3, lines 37-39). Accordingly, it would have been obvious to one of ordinary skill in the art at the time of the current invention was made to implement the method of updating the flash blocks as taught by Martwick in the flash memory driver taught by the combination of Ban and Sinclair to recognize the benefits as stated above.

Claims 13-14, 19, 21, 26, 28, 34 and 36 are rejected based on the same rationale as the rejection of claims 3 and 4.

Art Unit: 2186

10. Claims 1, 5-11, 15-18, 22-25, 29-33 and 37-44 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ban in view of Sinclair, further in view of Hall (USPN: 6,253,281).

As per claim 1, Ban teaches that one or more computer-readable media (the combination of flash array and standardized flash controller in Fig. 1) comprising a flash memory driver (the standardized flash controller in Fig. 1) that is executable by a computer to interface between a file system and one or more flash memory media, the flash memory driver comprising: flash abstraction logic (i.e. the group of interfaces/controllers, between the CPU and the flash memory) that is invokable by the file system to manage flash memory operations (e.g. see Col. 2, lines 36-38); and flash media logic (a simple discrete logic or interface); wherein the flash abstraction logic invokes the flash media logic to perform memory operations (generic commands (e.g. see the abstract, Col. 2, lines 36-48; Col. 4, lines 33-39, 61-65 and claim 2). However, Ban failed to teach that one of the flash memory operations includes performing wearleveling operations associated with the flash memory medium by way of circular and continuous advancement of a write pointer. Sinclair, on the other hand, teaches about performing the wear-level operation in the flash memory by using the cyclic write pointer and single sector write management (e.g. see Col. 13, lines 46-55). Accordingly, it would have been obvious to one of ordinary skill in the art at the time of the current invention was made to implement the teachings of Sinclair in the flash memory driver taught by Ban so the uniform wear leveling throughout the flash medium can be achieved.

Although Examiner is totally disagree but just for the sake of argument, even if Ban fails to teach (a) the flash abstraction logic manages flash memory operations without regard to the type of the one or more flash memory media; (b) the flash media logic configured to interact with different types of the flash memory media; and (c) the flash abstraction logic invokes the flash media logic to perform memory operations that are potentially performed in different ways depending on the type of the flash memory media, Hall teaches these limitations. Hall teaches that the flash abstraction logic (i.e. the code in the system controller 1 in Fig. 1) manages flash memory operations without regard to the type of the one or more flash memory media (i.e. 22 in Fig. 1), i.e. the flash memory driver is flash memory medium agnostic. Furthermore, Hall teaches the flash media logic (i.e. the system controller 1 in Fig. 1) that is configured to interact with different types of the flash memory media; and the flash abstraction logic invokes the flash media logic to perform memory operations that are potentially performed in different ways depending on the type of the flash memory media (e.g. see Col. 5, lines 31-48). Hall also teaches that the flash driver (i.e. the code in the system controller 1 in Fig. 1) is located remotely from the flash memory medium (i.e. 22 in Fig. 1) (e.g. see Fig. 1). Accordingly, it would have been obvious to one of ordinary skill in the art at the time of the current invention was made to implement the teachings of Hall in the flash memory driver taught by the combination of Ban and Sinclair. In doing so, it will be appreciated by those skilled in the art that FLASH memories produced by different manufacturers require different operations to erase and/or write data to them and these sequences are stored for a number of different memories within the microcontroller

Art Unit: 2186

ROM. Thus the disc drive manufacturer is not confined to a single FLASH memory type and the micro controller does not have to be reprogrammed if a different type of FLASH memory is used.

As per claims 5 and 6, the combination of Ban, Sinclair and Hall teaches the claimed invention as described above and furthermore, Ban teaches the flash memory driver, wherein one of the flash memory operations includes mapping status information associated with physical sectors of the flash memory medium for use by the file system, i.e. translating commands from/to physical sectors of the flash memory medium to/from commands for used in the file system (CPU) (e.g. see Col. 5, lines 29-37).

As per claim 7, the combination of Ban, Sinclair and Hall teaches the claimed invention as described above and furthermore, Ban teaches the flash memory driver, wherein the flash medium logic (simple discrete logic) is a user programmable to read, write and erase data to and from the flash memory medium (e.g. see Col. 3, line 49 – Col. 4, line 13).

As per claim 8, the combination of Ban, Sinclair and Hall teaches the claimed invention as described above and furthermore, Sinclair teaches that the flash media logic (i.e. the controller chip 8 in Fig. 2) is configured to perform the error code correction (ECC) associated with the flash memory media (e.g. see Col. 11, lines 3-7 and Fig. 2).

As per claim 17, the combination of Ban, Sinclair and Hall teaches the claimed invention as described above and furthermore, Ban teaches that the flash abstraction logic that is interface/controller, between the CPU and the flash memory, passes

specific commands associated with certain types of flash memory media directly to the flash medium logic (a simple discrete logic or interface) for translation and further execution (e.g. see Col. 2, lines 36-48 and Fig. 1).

As per claims 23 and 29, the combination of Ban, Sinclair and Hall teaches a processing device that uses a flash memory medium for storage of data, comprising: a file system (the flash file system), configured to control data storage for the processing device (i.e. the CPU in Fig. 1) (e.g. see Col. 2, lines 17-23); flash media logic (a simple discrete logic or interface which comprises the command register) configured to perform physical sector operations to a flash memory medium based on physical sector commands, wherein the flash medium logic comprises a set of programmable entry points that can be implemented by a user to interface with the type of flash memory medium selected (e.g. see Col. 3, lines 15-24); and flash abstraction logic that is interface/controller, between the CPU and the flash memory, configured to maintain flash memory requirements, which are common to a plurality of different flash memory media, that are necessary to operate the flash memory medium (e.g. see Col. 2, lines 36-48 and Fig. 1).

As per claim 40, the combination of Ban, Sinclair and Hall teaches the claimed invention as described above and furthermore, Ban teaches that the method further comprises receiving read and write commands from a file system that is inherently embedded in the controller taught by Ban (e.g. see Col. 1, lines 35-39 and Col. 2, lines 40-44).

Art Unit: 2186

As per claim 41, the combination of Ban, Sinclair and Hall teaches the claimed invention as described above and furthermore, Ban teaches that one or more computer-readable media (the combination of flash array and standardized flash controller in Fig. 1) comprising computer-executable instructions (commands stored in the command register) that, when executed, perform the method as taught by Ban (e.g. see Col. 3, lines 15-24 and Fig. 1).

As per claims 15, 30 and 38, see argument with respect to the rejection of claim 8. Claims 15, 30 and 38 are rejected based on the same rationale as the rejection of claim 8.

As per claims 9, 18, 25 and 42-43, see argument with respect to the rejection of claim 1. Claims 9, 18, 25 and 42-43 are rejected based on the same rationale as the rejection of claim 1.

As per claims 11, 31 and 37, see argument with respect to the rejection of claim 6. Claims 11, 31 and 37 are rejected based on the same rationale as the rejection of claim 6.

As per claims 10, 22, 32, 39 and 44, see argument with respect to the rejection of claim 7. Claims 10, 22, 32, 39 and 44 are rejected based on the same rationale as the rejection of claim 7.

As per claim 16, see argument with respect to the rejection of claims 1 and 7.

Claim 16 is rejected based on the same rationale as the rejection of claims 1 and 7.

As per claim 24, see argument with respect to the rejection of claim 17. Claim 24 is rejected based on the same rationale as the rejection of claim 17.

As per claim 33, see argument with respect to the rejection of claims 16 and 17. Claim 33 is rejected based on the same rationale as the rejection of claims 16 and 17.

11. Claims 3-4, 13-14, 19, 21, 26, 28, 34 and 36 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ban in view of Sinclair, further in view of Hall and further in view of Martwick (USPN: 6,493,807).

As per claims 3 and 4, the combination of Ban, Sinclair and Hall teaches the claimed invention as described above. However, none of Ban, Sinclair and Hall teaches that one of the flash memory operations includes maintaining data integrity of the flash memory medium and handling recovery of data associated with the flash memory medium after a power-failure. Martwick, on the other hand, teaches the method for updating the flash blocks so the data integrity gets maintained and the data can be recovered upon a power failure (e.g. see Col. 3, lines 37-39). Accordingly, it would have been obvious to one of ordinary skill in the art at the time of the current invention was made to implement the method of updating the flash blocks as taught by Martwick in the flash memory driver taught by the combination of Ban and Hall to recognize the benefits as stated above.

Claims 13-14, 19, 21, 26, 28, 34 and 36 are rejected based on the same rationale as the rejection of claims 3 and 4.

Remarks

Page 16

12. As to the remark, Applicant asserted that none of the prior arts of record teach or suggest flash memory operations that include performing wear-leveling operations associated with the flash memory medium by way of circular and continuous advancement of a write pointer, as positively recited in amended claims.

Examiner respectfully traverses Applicant's remark for the following reasons:

As explained above in the rejection of claim 1, although Ban failed to teach that one of the flash memory operations includes performing wear-leveling operations associated with the flash memory medium by way of circular and continuous advancement of a write pointer, Sinclair, on the other hand, teaches about performing the wear-level operation in the flash memory by using the cyclic write pointer and single sector write management (e.g. see Col. 13, lines 46-55).

Conclusion

13. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not

Art Unit: 2186

mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hetul Patel whose telephone number is 571-272-4184. The examiner can normally be reached on M-F 8-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on 571-272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

HBP **HBP**

PIERRE BATAILLE PRIMARY EXAMINER